Ajax loader
By using our website, you agree to our use of cookies as described in Cookie Policy
 For more images, please select "images" in the filters.
Design of low-power and resource-efficient on-chip networks
PDF
Performance improvement and power reduction techniques of on-chip networks
PDF
Dynamically reconfigurable off- and on-chip networks
PDF
Efficient techniques for sharing on-chip resources in CMPs
PDF
Pdf
Dynamic packet fragmentation for increased virtual channel utilization and fault tolerance in on-chip routers
Thermal management in microprocessor chips and dynamic backlight control in liquid crystal diaplays
PDF
Media access control for optical CDMA networks through interference avoidance
PDF
Using artificial neural networks to estimate evolutionary parameters
PDF
Optimizing power delivery networks in VLSI platforms
PDF
Design And Diagnosis Of Galois Logic Networks
PDF
The Futurists: speculative fiction for the network society
PDF
Algorithmic aspects of throughput-delay performance for fast data collection in wireless sensor networks
PDF
Statistical modeling of sequence and gene expression data to infer gene regulatory networks
PDF
Optical signal processing for high-speed, reconfigurable fiber optic networks
PDF
Realistic modeling of wireless communication graphs for the design of efficient sensor network routing protocols
PDF
Optimal designs for high throughput stream processing using universal RAM-based permutation network
PDF
Pdf
Techniques for increasing number of users in dynamically reconfigurable optical code division multiple access systems and networks
Linking air pollution to integrative gene and metabolites networks in young adult with asthma
PDF
Pdf
Power efficient design of SRAM arrays and optimal design of signal and power distribution networks in VLSI circuits
Discrete-synapse recurrent neural network for nonlinear system modeling and seismic signal classification
PDF
Cryptographic imaginaries and networked publics: a cultural history of encryption technologies, 1967-2017
PDF
Extending the design space for networks on chip
PDF
Testing on-chip and multiprocessor interconnection networks and switches
PDF
Design tradeoffs in a packet-switched network on chip architecture
PDF
Communication mechanisms for processing-in-memory systems
PDF
of 16