Page 1 |
Save page Remove page | Previous | 1 of 133 | Next |
|
small (250x250 max)
medium (500x500 max)
large ( > 500x500)
Full Resolution
All (PDF)
|
This page
All
Subset |
HIGH PERFORMANCE PACKET FORWARDING ON
PARALLEL ARCHITECTURES
by
Weirong Jiang
A Dissertation Presented to the
FACULTY OF THE USC GRADUATE SCHOOL
UNIVERSITY OF SOUTHERN CALIFORNIA
In Partial Fulfillment of the
Requirements for the Degree
DOCTOR OF PHILOSOPHY
(COMPUTER ENGINEERING)
December 2010
Copyright 2010 Weirong Jiang
Object Description
| Title | High performance packet forwarding on parallel architectures |
| Author | Jiang, Weirong |
| Author email | weirongj@usc.edu; weirongj@gmail.com |
| Degree | Doctor of Philosophy |
| Document type | Dissertation |
| Degree program | Computer Engineering |
| School | Viterbi School of Engineering |
| Date submitted | 2010 |
| Restricted until | Unrestricted |
| Date published | 2010-09-24 |
| Advisor (committee chair) | Prasanna, Viktor K. |
| Advisor (committee member) |
Annavaram, Murali Govindan, Ramesh |
| Abstract | Packet forwarding has long been a performance bottleneck in Internet infrastructure, including routers and switches. While the throughput requirements continue to grow, power dissipation has emerged as an additional critical concern. Also, as the Internet continues to constantly evolve, packet forwarding engines must be flexible in order to enable future innovations. Although ternary content addressable memories (TCAMs) have been widely used for packet forwarding, they have high power consumption and are inflexible for adapting to new addressing and routing protocols.; This thesis studies the use of low-power memory, such as static random access memory (SRAM) combined with application-specific integrated circuit (ASIC)/ field-programmable gate array (FPGA) technology, to develop high-throughput, power-efficient, and flexible algorithmic solutions for various packet forwarding problems, which include IP lookup, packet classification and flexible flow matching (such as OpenFlow).; We propose to map state-of-the-art packet forwarding algorithms onto SRAM-based parallel architectures. High throughput is achieved via pipelining and/or multi-processing. Several challenges for such algorithm-to-architecture mapping are addressed. Meanwhile, enabled by the customized architecture design, the algorithms are optimized to achieve memory and/or power/ energy efficiency.; For IP lookup, we propose two mapping schemes to balance the memory distribution across the stages in a pipeline. In the case of multi-pipeline architectures, our schemes balance both the memory requirement and the traffic load among multiple pipelines. The intra-flow packet order is also preserved.; In addition to the power reduction achieved by replacing TCAMs with SRAMs, we propose data structure and architectural optimizations to further lower the power/ energy consumption for SRAM-based pipelined IP lookup engines.; For packet classification, we propose a decision-tree-based, two-dimensional dual-pipeline architecture. Several optimization techniques are proposed for the state-of-the-art decision-tree-based algorithm. As a result, the memory requirement is almost linear with the number of rules in the forwarding table.; Considering OpenFlow as a representative of flexible flow matching, we develop a framework to partition a given table of flexible flow rules into multiple subsets, of which each is built into a depth-bounded decision tree. The partitioning scheme is carefully designed to reduce the overall memory requirement.; We evaluate our solutions implemented on modern ASIC/FPGA and demonstrate their superior performance over the state-of-the-art with respect to throughput, memory requirement and power/ energy consumption. |
| Keyword | high performance; low power; networking; infrastructure; packet forwarding; router; SRAM |
| Language | English |
| Part of collection | University of Southern California dissertations and theses |
| Publisher (of the original version) | University of Southern California |
| Place of publication (of the original version) | Los Angeles, California |
| Publisher (of the digital version) | University of Southern California. Libraries |
| Provenance | Electronically uploaded by the author |
| Type | texts |
| Legacy record ID | usctheses-m3476 |
| Rights | Jiang, Weirong |
| Repository name | Libraries, University of Southern California |
| Repository address | Los Angeles, California |
| Repository email | http://www.usc.edu/isd/libraries/services/ask_a_librarian/email/ |
| Filename | etd-Jiang-4042 |
| Archival file | uscthesesreloadpub_Volume48/etd-Jiang-4042.pdf |
Description
| Title | Page 1 |
| Full text | HIGH PERFORMANCE PACKET FORWARDING ON PARALLEL ARCHITECTURES by Weirong Jiang A Dissertation Presented to the FACULTY OF THE USC GRADUATE SCHOOL UNIVERSITY OF SOUTHERN CALIFORNIA In Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY (COMPUTER ENGINEERING) December 2010 Copyright 2010 Weirong Jiang |
Comments
Post a Comment for Page 1
