Page 1 |
Save page Remove page | Previous | 1 of 203 | Next |
|
small (250x250 max)
medium (500x500 max)
large ( > 500x500)
Full Resolution
All (PDF)
|
This page
All
Subset |
A POWER ADAPTIVE LOW POWER LOW NOISE BAND-PASS
AUTO-ZEROING CMOS AMPLIFIER FOR BIOMEDICAL
IMPLANTS
by
Chiu-Hsien Chan
A Dissertation Presented to the
FACULTY OF THE GRADUATE SCHOOL
UNIVERSITY OF SOUTHERN CALIFORNIA
In Partial Fulfillment of the
Requirements for the Degree
DOCTOR OF PHILOSOPHY
(ELECTRICAL ENGINEERING)
December 2008
Copyright 2008 Chiu-Hsien Chan
Object Description
| Title | A power adaptive low power low noise band-pass auto-zeroing CMOS amplifier for biomedical implants |
| Author | Chan, Chiu-Hsien |
| Author email | chiuhsic@usc.edu; jerryc@isi.edu |
| Degree | Doctor of Philosophy |
| Document type | Dissertation |
| Degree program | Electrical Engineering |
| School | Viterbi School of Engineering |
| Date defended/completed | 2008-09-24 |
| Date submitted | 2008 |
| Restricted until | Unrestricted |
| Date published | 2008-11-17 |
| Advisor (committee chair) | Choma, John, Jr. |
| Advisor (committee member) |
Kim, Eun Sok Moore, James |
| Abstract | Two micro-power, low-noise, bandpass sense amplifiers for biomedical implants are presented. Operating at low frequency, both amplifiers are fully integrated without any external passive components. Low-frequency noise and offset are reduced through autozeroing technique. Autozeroing requency and noise bandwidth are optimized to reduce noise folding. Subthreshold operation is utilized in all input pair transistors to reduce power consumption and increase trans-conductance efficiency. The impact of mismatch from transistors in weak inversion are measured and the proposed amplifiers are proved to function correctly against these mismatch issues. The first generation sense amplifier consists of a variable gain amplifier as the first stage, a low-Gm high-pass filter as the second stage, and a low-pass Gm-C amplifier as the last stage. The low-Gm OTA (Operational Trans-conductance Amplifier) is realized with a current division technique. A cross-couple parallel pair of source degeneration transistors is utilized to increase the linearity crucial to neural spike detection. The design is realized in TSMC 0.18um CMOS process. It achieved 600uV input offset, a variable gain from 42dB to 0dB, and 50 to 900Hz bandwidth while occupying 0.245mm^2 area. The total circuit consumes 26uW in a 1.8V power supply; the input referred noise is estimated to be 5.6uVrms. A power-adaptive, bandpass second generation amplifier is reported as the improved design. The amplifier consists of a novel variable gain amplifier, and a 2nd order Gm-C filter by cascading two identical low-Gm high-pass filter and low-pass Gm-C amplifier combo. A class AB buffer is added to save static power while boost the maximum driving currents to data converter's 13pF input capacitance. Local autozeroing technique is applied to reduce low-frequency noise and offset. Amplified signals after the filters are sensed to control the tail current in the first stage gain amplifier.; Noise and power tradeoff analysis of a typical OTA shows tail current can be utilized as the design variable. Therefore, a proposed power-adaptive sense amplifier reduces power consumption when no neural signal is present and increases power consumption to reduce input referred noise when neural signals exist. The fully integrated design measured 68dB to 0dB gain, 600 to 3kHz bandwidth, and occupied 0.21mm^2 area in IBM 0.18um CMOS process. The amplifier under 1.8V power supply consumes 16uW when no neural signals exist and consumes 20uW when neural signals are present. The measured integrated input referred noise is 7uVrms within the band of interest. These sense amplifiers are also the first neural amplifiers implemented in 0.18um CMOS process. This research demonstrates the superiority of open-loop autozeroing over chopping technique in power consumption performance. The auto-zeroing system's power consumption can be reduced 50 times at the expense of 6 time increase in noise compared to the chopping system's. |
| Keyword | biomedical implants; autozeroing; noise folding; subthreshold; OTA; adaptive; noise and power trade-off; micro-power; bandpass |
| Language | English |
| Part of collection | University of Southern California dissertations and theses |
| Publisher (of the original version) | University of Southern California |
| Place of publication (of the original version) | Los Angeles, California |
| Publisher (of the digital version) | University of Southern California. Libraries |
| Provenance | Electronically uploaded by the author |
| Type | texts |
| Legacy record ID | usctheses-m1805 |
| Rights | Chan, Chiu-Hsien |
| Repository name | Libraries, University of Southern California |
| Repository address | Los Angeles, California |
| Repository email | http://www.usc.edu/isd/libraries/services/ask_a_librarian/email/ |
| Filename | etd-Chan-2456 |
| Archival file | uscthesesreloadpub_Volume17/etd-Chan-2456.pdf |
Description
| Title | Page 1 |
| Full text | A POWER ADAPTIVE LOW POWER LOW NOISE BAND-PASS AUTO-ZEROING CMOS AMPLIFIER FOR BIOMEDICAL IMPLANTS by Chiu-Hsien Chan A Dissertation Presented to the FACULTY OF THE GRADUATE SCHOOL UNIVERSITY OF SOUTHERN CALIFORNIA In Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY (ELECTRICAL ENGINEERING) December 2008 Copyright 2008 Chiu-Hsien Chan |
Comments
Post a Comment for Page 1
