Page 1 |
Save page Remove page | Previous | 1 of 172 | Next |
|
small (250x250 max)
medium (500x500 max)
Large (1000x1000 max)
Extra Large
large ( > 500x500)
Full Resolution
All (PDF)
|
This page
All
|
A FRAMEWORK FOR SOFT ERROR TOLERANT SRAM DESIGN
by
Riaz Naseer
________________________________________
A Dissertation Presented to the
FACULTY OF THE GRADUATE SCHOOL
UNIVERSITY OF SOUTHERN CALIFORNIA
In Partial Fulfillment of the
Requirements for the Degree
DOCTOR OF PHILOSOPHY
(ELECTRICAL ENGINEERING)
December 2008
Copyright 2008 Riaz Naseer
Object Description
| Title | A framework for soft error tolerant SRAM design |
| Author | Naseer, Riaz |
| Author email | naseer@usc.edu; riaznaseer@yahoo.com |
| Degree | Doctor of Philosophy |
| Document type | Dissertation |
| Degree program | Electrical Engineering |
| School | Viterbi School of Engineering |
| Date defended/completed | 2008-04-30 |
| Date submitted | 2008 |
| Restricted until | Unrestricted |
| Date published | 2008-11-01 |
| Advisor (committee chair) | Draper, Jeffrey T. |
| Advisor (committee member) |
Chugg, Keith M. Nakano, Aiichiro |
| Abstract | With aggressive technology scaling, radiation-induced soft errors have become a major threat to microelectronics reliability. SRAM cells in deep sub-micron technologies particularly suffer most from these errors, since they are designed with minimum geometry devices to increase density and performance, resulting in a cell design that can be upset easily with a reduced critical charge (Qcrit). Though single-bit upsets were long recognized as a reliability concern, the contribution of multi-bit upsets (MBU) to overall soft error rate, resulting from single particle strikes, is also increasing. The problem gets exacerbated for space electronics where galactic cosmic rays carry particles with much higher linear energy transfer characteristics than terrestrial radiation sources, predictably inducing even larger multi-bit upsets. In addition, single-event transients are becoming an increased concern due to high operational frequencies in scaled technologies. The conventional radiation hardening approach of using specialized processes faces serious challenges due to its low-volume market and lagging performance compared to commercial counterparts. Alternatively, circuit-based radiation hardening by design (RHBD) approaches, where both memory cells and control logic are hardened, may incur large area, power and speed penalties if careful design techniques are not applied.; We develop a framework to harden SRAMs against these soft errors as technologies scale further in sub-100nm regime. This framework is based on a hybrid approach that combines spatial and temporal redundancy in a mathematical model to efficiently mitigate the effects of these transient errors. Particularly, the SRAM cells are left intact to exploit the benefits of state-of-the-art commercial processes and error correcting codes (ECC), and periodic memory scrubbing is used to obtain an effective bit error rate (BER) over the intrinsic physical bit error rate of the process. Only the peripheral circuitry is hardened using RHBD techniques, incurring an overall minimal penalty. This model-based hardening requires a careful characterization for establishing a clear problem domain. Therefore, we also develop simulation based methodologies to quickly estimate and characterize these transient effects. Using the guidelines provided by this characterization, two prototype SRAM ICs have been designed and fabricated. The effectiveness of the proposed model is demonstrated by the results of performing radiation tests on the fabricated prototype SRAM ICs. |
| Keyword | circuit design; error correcting codes; memory reliability; single event effects; soft errors; SRAM; radiation hardening |
| Language | English |
| Part of collection | University of Southern California dissertations and theses |
| Publisher (of the original version) | University of Southern California |
| Place of publication (of the original version) | Los Angeles, California |
| Publisher (of the digital version) | University of Southern California. Libraries |
| Provenance | Electronically uploaded by the author |
| Type | texts |
| Legacy record ID | usctheses-m1741 |
| Contributing entity | University of Southern California |
| Rights | Naseer, Riaz |
| Repository name | Libraries, University of Southern California |
| Repository address | Los Angeles, California |
| Repository email | cisadmin@dots.usc.edu |
| Filename | etd-Naseer-2379 |
| Archival file | uscthesesreloadpub_Volume17/etd-Naseer-2379.pdf |
Description
| Title | Page 1 |
| Contributing entity | University of Southern California |
| Repository email | cisadmin@dots.usc.edu |
| Full text | A FRAMEWORK FOR SOFT ERROR TOLERANT SRAM DESIGN by Riaz Naseer ________________________________________ A Dissertation Presented to the FACULTY OF THE GRADUATE SCHOOL UNIVERSITY OF SOUTHERN CALIFORNIA In Partial Fulfillment of the Requirements for the Degree DOCTOR OF PHILOSOPHY (ELECTRICAL ENGINEERING) December 2008 Copyright 2008 Riaz Naseer |
